 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| ht46r64/ht46c64 a/d with lcd type 8-bit mcu rev. 1.90 1 april 13, 2011 features operating voltage: f sys =4mhz: 2.2v~5.5v f sys =8mhz: 3.3v~5.5v 24 bidirectional i/o lines two external interrupt input one 8-bit and one 16-bit programmable timer/event counter with pfd (programmable frequency divider) function lcd driver with 33 3or32 4 segments (logical output option for seg0~seg15) 4k 15 program memory 192 8 data memory ram supports pfd for sound generation real time clock (rtc) 8-bit prescaler for rtc watchdog timer buzzer output on-chip crystal, rc and 32768hz crystal oscillator halt function and wake-up feature reduce power consumption 8-level subroutine nesting 8 channels 10-bit resolution a/d converter 4-channel 8-bit pwm output shared with 4 i/o lines bit manipulation instruction 16-bit table read instruction up to 0.5 s instruction cycle with 8mhz system clock 63 powerful instructions all instructions in 1 or 2 machine cycles low voltage reset/detector function 52-pin qfp, 56-pin ssop, 100-pin lqfp packages general description the ht46r64/ht46c64 are 8-bit, high performance, risc architecture microcontroller devices specifically designed for a/d product applications that interface di - rectly to analog signals and which require lcd inter - face. the mask version ht46c64 is fully pin and functionally compatible with the otp version ht46r64 device. the advantages of low power consumption, i/o flexibil - ity, timer functions, oscillator options, multi-channel a/d converter, pulse width modulation function, halt and wake-up functions, in addition to a flexible and configurable lcd interface enhance the versatility of these devices to control a wide range of applications re - quiring analog signal processing and lcd interfacing, such as electronic metering, environmental monitoring, handheld measurement tools, motor driving, etc., for both industrial and home appliance application areas. technical document tools information faqs application note ha0003e communicating between the ht48 & ht46 series mcus and the ht93lc46 eeprom ha0004e ht48 & ht46 mcu uart software implementation method ha0005e controlling the i2c bus with the ht48 & ht46 mcu series ha0047e an pwm application example using the ht46 series of mcus
block diagram ht46r64/ht46c64 rev. 1.90 2 april 13, 2011 ! " ! " # # $ # % ! & ' # ! # ! " ( ) ) # * % $ + % ) , - . , - ) + ( ' / . # # ) # ) , . ( , - . ( . , 0 . 1 . , 2 . ) + + + + , . # , - + 2 . # 2 # , . + 3 # . + 3 # # . 4 # - # 2 ( 5 6 & 7 # . ) 8 9 # % . % . % , , ! " ! " 4 , 4 ' / . ' / 7 1 . , 2 1 5 9 : 2 . pin assignment note: the 52-pin qfp package does not support the charge pump (c type bias) of the lcd. the lcd bias type must select the r type by option. ht46r64/ht46c64 rev. 1.90 3 april 13, 2011 pin description pin name i/o options description pa0/bz pa1/bz pa2 pa3/pfd pa4~pa7 i/o wake-up pull-high buzzer pfd bidirectional 8-bit input/output port. each bit can be configured as wake-up in - put by option. software instructions determine the cmos output or schmitt trigger input with or without pull-high resistor (determined by pull-high op - tions: bit option). the bz, bz and pfd are pin-shared with pa0, pa1 and pa3, respectively. pb0/an0 pb1/an1 pb2/an2 pb3/an3 pb4/an4 pb5/an5 pb6/an6 pb7/an7 i/o pull-high bidirectional 8-bit input/output port. software instructions determine the cmos output, schmitt trigger input with or without pull-high resistor (deter - mined by pull-high option: bit option) or a/d input. once a pb line is selected as an a/d input (by using software control), the i/o function and pull-high re - sistor are disabled automatically. pd0/pwm0 pd1/pwm1 pd2/pwm2 pd3/pwm3 i/o pull-high pwm bidirectional 4-bit input/output port. software instructions determine the cmos output, schmitt trigger input with or without a pull-high resistor (deter - mined by pull-high option: bit option). the pwm0/pwm1/pwm2/pwm3 out - put function are pin-shared with pd0/pd1/pd2/pd3 (dependent on pwm options). pd4/int0 pd5/int1 pd6/tmr0 pd7/tmr1 i/o pull-high bidirectional 4-bit input/output port. software instructions determine the cmos output, schmitt trigger input with or without a pull-high resistor (deter - mined by pull-high option: bit option). the int0 , int1 , tmr0 and tmr1 are pin-shared with pd4/pd5/pd6/pd7. vss negative power supply, ground vlcd i lcd power supply vmax i ic maximum voltage connect to vdd, vlcd or v1 v1, v2, c1, c2 i voltage pump com0~com2 com3/seg32 o 1 / 3or1 / 4 duty seg32 can be set as a segment or as a common output driver for lcd panel by options. com0~com2 are outputs for lcd panel plate. seg0~seg31 o logical output lcd driver outputs for lcd panel segments. seg0~seg23 can be optioned as logical outputs. osc1 osc2 i o crystal or rc osc1 and osc2 are connected to an rc network or a crystal (by options) for the internal system clock. in the case of rc operation, osc2 is the output ter - minal for 1 / 4 system clock. the system clock may come from the rtc oscilla - tor. if the system clock comes from rtcosc, these two pins can be floating. osc3 osc4 i o rtc or system clock real time clock oscillators. osc3 and osc4 are connected to a 32768hz crystal oscillator for timing purposes or to a system clock source (depending on the options). no built-in capacitor vdd positive power supply res i schmitt trigger reset input, active low absolute maximum ratings supply voltage ...........................v ss 0.3v to v ss +6.0v storage temperature ............................ 50 cto125 c input voltage..............................v ss 0.3v to v dd +0.3v operating temperature........................... 40 cto85 c note: these are stress ratings only. stresses exceeding the range specified under absolute maximum ratings may cause substantial damage to the device. functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliabil - ity. ht46r64/ht46c64 rev. 1.90 4 april 13, 2011 d.c. characteristics ta=25 c symbol parameter test conditions min. typ. max. unit v dd conditions v dd operating voltage f sys =4mhz 2.2 5.5 v f sys =8mhz 3.3 5.5 v i dd1 operating current (crystal osc, rc osc) 3v no load, adc off, f sys =4mhz 12ma 5v 35ma i dd2 operating current (crystal osc, rc osc) 5v no load, adc off, f sys =8mhz 48ma i dd3 operating current (f sys =32768hz) 3v no load, adc off 0.3 0.6 ma 5v 0.6 1 ma i stb1 standby current (*f s =t1) 3v no load, system halt, lcd off at halt 1 a 5v 2 a i stb2 standby current (*f s =rtc osc) 3v no load, system halt, lcd on at halt, c type 2.5 5 a 5v 10 20 a i stb3 standby current (*f s =wdt osc) 3v no load, system halt, lcd on at halt, c type 25 a 5v 610 a i stb4 standby current (*f s =rtc osc) 3v no load, system halt, lcd on at halt, r type, 1 / 2 bias, vl cd =v dd (low bias current option) 17 30 a 5v 34 60 a i stb5 standby current (*f s =rtc osc) 3v no load, system halt, lcd on at halt, r type, 1 / 3 bias, vl cd =v dd (low bias current option) 13 25 a 5v 28 50 a i stb6 standby current (*f s =wdt osc) 3v no load, system halt, lcd on at halt, r type, 1 / 2 bias, vl cd =v dd (low bias current option) 14 25 a 5v 26 50 a i stb7 standby current (*f s =wdt osc) 3v no load, system halt, lcd on at halt, r type, 1 / 3 bias, vl cd =v dd (low bias current option) 10 20 a 5v 19 40 a v il1 input low voltage for i/o ports, tmr0, tmr1, int0 and int1 0 0.3v dd v v ih1 input high voltage for i/o ports, tmr0, tmr1, int0 and int1 0.7v dd v dd v v il2 input low voltage (res ) 0 0.4v dd v v ih2 input high voltage (res ) 0.9v dd v dd v v lvr low voltage reset voltage 2.7 3.0 3.3 v v lvd low voltage detector voltage 3.0 3.3 3.6 v i ol1 i/o port segment logic output sink current 3v v ol =0.1v dd 612 ma 5v 10 25 ma i oh1 i/o port segment logic output source current 3v v oh =0.9v dd 2 4 ma 5v 5 8 ma ht46r64/ht46c64 rev. 1.90 5 april 13, 2011 symbol parameter test conditions min. typ. max. unit v dd conditions i ol2 lcd common and segment current 3v v ol =0.1v dd 210 420 a 5v 350 700 a i oh2 lcd common and segment current 3v v oh =0.9v dd 80 160 a 5v 180 360 a r ph pull-high resistance of i/o ports and int0 , int1 3v 20 60 100 k 5v 10 30 50 k v ad a/d input voltage 0 v dd v e ad a/d conversion integral nonlinearity error 0.5 1 lsb i adc additional power consumption if a/d converter is used 3v 0.5 1 ma 5v 1.5 3 ma note: *f s please refer to clock option of watchdog timer a.c. characteristics ta=25 c symbol parameter test conditions min. typ. max. unit v dd conditions f sys1 system clock 2.2v~5.5v 400 4000 khz 3.3v~5.5v 400 8000 khz f sys2 system clock (32768hz crystal osc) 2.2v~5.5v 32768 hz f rtcosc rtc frequency 32768 hz f timer timer i/p frequency (tmr0/tmr1) 2.2v~5.5v 0 4000 khz 3.3v~5.5v 0 8000 khz t wdtosc watchdog oscillator period 3v 45 90 180 s 5v 32 65 130 s t res external reset low pulse width 1 s t sst system start-up timer period power-up or wake-up from halt 1024 t sys t lvr low voltage width to reset 1 ms t int interrupt pulse width 1 s t ad a/d clock period 1 s t adc a/d conversion time 76 t ad t adcs a/d sampling time 32 t ad note: t sys = 1/f sys ht46r64/ht46c64 rev. 1.90 6 april 13, 2011 ht46r64/ht46c64 rev. 1.90 7 april 13, 2011 functional description execution flow the system clock is derived from either a crystal or an rc oscillator or a 32768hz crystal oscillator. it is inter - nally divided into four non-overlapping clocks. one in - struction cycle consists of four system clock cycles. instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while de - coding and execution takes the next instruction cycle. the pipelining scheme makes it possible for each in - struction to be effectively executed in a cycle. if an in - struction changes the value of the program counter, two cycles are required to complete the instruction. program counter pc the program counter (pc) is 12 bits wide and it controls the sequence in which the instructions stored in the pro - gram rom are executed. the contents of the pc can specify a maximum of 4096 addresses. after accessing a program memory word to fetch an in - struction code, the value of the pc is incremented by 1. the pc then points to the memory word containing the next instruction code. when executing a jump instruction, conditional skip ex - ecution, loading a pcl register, a subroutine call, an ini - tial reset, an internal interrupt, an external interrupt, or returning from a subroutine, the pc manipulates the program transfer by loading the address corresponding to each instruction. the conditional skip is activated by instructions. once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get a proper instruction; oth - erwise proceed to the next instruction. 4 & ) ) < = > ) ) < 6 = 4 & ) ) < ? = > ) ) < = 4 & ) ) < ? = > ) ) < ? = ? ? $ ) 7 @ ) < ) 7 $ = execution flow mode program counter *11 *10 *9 *8 *7 *6 *5 *4 *3 *2 *1 *0 initial reset 0 0 0 0 0 0 0 0 0 0 0 0 external interrupt 0 0 0 0 0 0 0 0 0 0 1 0 0 external interrupt 1 0 0 0 0 0 0 0 0 1 0 0 0 timer/event counter 0 overflow 0 0 0 0 0 0 0 0 1 1 0 0 timer/event counter 1 overflow 0 0 0 0 0 0 0 1 0 0 0 0 time base interrupt 0 0 0 0 0 0 0 1 0 1 0 0 rtc interrupt 0 0 0 0 0 0 0 1 1 0 0 0 skip program counter+2 loading pcl *11 *10 *9 *8 @7 @6 @5 @4 @3 @2 @1 @0 jump, call branch #11 #10 #9 #8 #7 #6 #5 #4 #3 #2 #1 #0 return from subroutine s11 s10 s9 s8 s7 s6 s5 s4 s3 s2 s1 s0 program counter note: *11~*0: program counter bits s11~s0: stack register bits #11~#0: instruction code bits @7~@0: pcl bits ht46r64/ht46c64 rev. 1.90 8 april 13, 2011 the lower byte of the pc (pcl) is a readable and writeable register (06h). moving data into the pcl per - forms a short jump. the destination is within 256 loca - tions. when a control transfer takes place, an additional dummy cycle is required. program memory eprom the program memory (eprom) is used to store the pro - gram instructions which are to be executed. it also con - tains data, table, and interrupt entries, and is organized into 4096 15 bits which are addressed by the program counter and table pointer. certain locations in the rom are reserved for special usage: location 000h location 000h is reserved for program initialization. after chip reset, the program always begins execution at this location. location 004h location 004h is reserved for the external interrupt service program. if the int0 input pin is activated, and the interrupt is enabled, and the stack is not full, the program begins execution at location 004h. location 008h location 008h is reserved for the external interrupt service program also. if the int1 input pin is activated, and the interrupt is enabled, and the stack is not full, the program begins execution at location 008h. location 00ch location 00ch is reserved for the timer/event coun - ter 0 interrupt service program. if a timer interrupt re - sults from a timer/event counter 0 overflow, and if the interrupt is enabled and the stack is not full, the pro - gram begins execution at location 00ch. location 010h location 010h is reserved for the timer/event coun - ter 1 interrupt service program. if a timer interrupt re - sults from a timer/event counter 1 overflow, and if the interrupt is enabled and the stack is not full, the pro - gram begins execution at location 010h. location 014h location 014h is reserved for the time base interrupt service program. if a time base interrupt occurs, and the interrupt is enabled, and the stack is not full, the program begins execution at location 014h. location 018h location 018h is reserved for the real time clock inter - rupt service program. if a real time clock interrupt oc - curs, and the interrupt is enabled, and the stack is not full, the program begins execution at location 018h. table location any location in the rom can be used as a look-up ta- ble. the instructions tabrdc [m] (the current page, 1 page=256 words) and tabrdl [m] (the last page) transfer the contents of the lower-order byte to the specified data memory, and the contents of the higher-order byte to tblh (table higher-order byte register) (08h). only the destination of the lower-order byte in the table is well-defined; the other bits of the ta - ble word are all transferred to the lower portion of tblh. the tblh is read only, and the table pointer (tblp) is a read/write register (07h), indicating the ta - ble location. before accessing the table, the location should be placed in tblp. all the table related instruc - tions require 2 cycles to complete the operation. these areas may function as a normal rom depend - ing upon the user s requirements. 8 ) 7 : ) > 7 ) ) , ) a . 8 ) ) , ) ) a $ > 7 ) ) ) a ) + ) ) . 8 ) ) ) ) a , , , 9 , , 9 , , 5 9 , 9 , 5 9 , , 9 , , 9 % @ 6 ) a 7 ) < 0 1 ) b = 4 4 4 9 c ) ) ) ' ) , ) ) 4 % @ 6 ) a 7 ) < 0 1 ) b = , , 9 4 4 9 0 ) a 4 , , 9 program memory instruction(s) table location *11 *10 *9 *8 *7 *6 *5 *4 *3 *2 *1 *0 tabrdc [m] p11 p10 p9 p8 @7 @6 @5 @4 @3 @2 @1 @0 tabrdl [m] 1111@7@6@5@4@3@2@1@0 table location note: *11~*0: table location bits p11~p8: current program counter bits @7~@0: table pointer bits ht46r64/ht46c64 rev. 1.90 9 april 13, 2011 stack register stack the stack register is a special part of the memory used to save the contents of the program counter. the stack is organized into 8 levels and is neither part of the data nor part of the program, and is neither readable nor writeable. its activated level is indexed by a stack pointer (sp) and is neither readable nor writeable. at the start of a subroutine call or an interrupt acknowledg - ment, the contents of the program counter is pushed onto the stack. at the end of the subroutine or interrupt routine, signaled by a return instruction (ret or reti), the contents of the program counter is restored to its previous value from the stack. after chip reset, the sp will point to the top of the stack. if the stack is full and a non-masked interrupt takes place, the interrupt request flag is recorded but the ac - knowledgment is still inhibited. once the sp is decre - mented (by ret or reti), the interrupt is serviced. this feature prevents stack overflow, allowing the program - mer to use the structure easily. likewise, if the stack is full, and a call is subsequently executed, a stack overflow occurs and the first entry is lost (only the most recent sixteen return addresses are stored). data memory ram the data memory (ram) is designed with 224 8 bits, and is divided into two functional groups, namely; spe- cial function registers 32 8 bit and general purpose data memory, 192 8 bit most of which are readable/writable, although some are read only. the special function regis- ter are overlapped in any banks. of the two types of functional groups, the special func- tion registers consist of an indirect addressing register 0 (00h), a memory pointer register 0 (mp0;01h), an indi - rect addressing register 1 (02h), a memory pointer reg - ister 1 (mp1;03h), a bank pointer (bp;04h), an accumulator (acc;05h), a program counter lower-order byte register (pcl;06h), a table pointer (tblp;07h), a table higher-order byte register (tblh;08h), a real time clock control register (rtcc;09h), a status register (status;0ah), an inter - rupt control register 0 (intc0;0bh), a timer/event counter 0 (tmr0; 0dh), a timer/event counter 0 con - trol register (tmr0c;0eh), a timer/event counter 1 (tmr1h:0fh;tmr1l:10h), a timer/event counter 1 control register (tmr1c; 11h), interrupt control register 1 (intc1;1eh), pwm data register (pwm0;1ah, pwm1;1bh, pwm2;1ch, pwm3;1dh), the a/d result lower-order byte register (adrl;24h), the a/d result higher-order byte register (adrh;25h), the a/d control register (adcr;26h), the a/d clock setting register (acsr;27h), i/o registers (pa;12h, pb;14h, pd;18h) and i/o control registers (pac;13h, pbc;15h, pdc;19h). the remaining space before the 40h is re - served for future expanded usage and reading these lo - cations will get 00h . the space before 40h is overlapping in each bank. the general purpose data memory, addressed from 40h to ffh, is used for data and control information under instruction commands. all of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. except for some dedicated bits, each bit in the data memory can be set and reset by set [m].i and clr [m].i . they are also indirectly accessible through mem - ory pointer registers (mp0;01h/mp1;03h). the space before 40h is overlapping in each bank. 7 ) ) $ , , 9 , 9 , 9 , 9 , 9 , 0 9 , 1 9 , 2 9 , 5 9 , ; 9 , # 9 , + 9 , 9 , 9 , 9 , 4 9 , 9 9 9 9 9 0 9 1 9 2 9 5 9 ; 9 # 9 + 9 9 9 9 4 9 7 ) ) $ < ; ) + $ = 4 4 9 , 9 , 9 9 9 9 9 0 9 1 9 2 9 5 9 4 9 ) # ) ) , , ) # ) ) + # % + % + % 9 # ! , , , 9 % # # + + ( , ( ( ( # % # 9 # # c ) ! ) ) d , , d ram mapping ht46r64/ht46c64 rev. 1.90 10 april 13, 2011 indirect addressing register location 00h and 02h are indirect addressing registers that are not physically implemented. any read/write op - eration of [00h] and [02h] accesses the ram pointed to by mp0 (01h) and mp1(03h) respectively. reading lo - cation 00h or 02h indirectly returns the result 00h. while, writing it indirectly leads to no operation. the function of data movement between two indirect ad - dressing registers is not supported. the memory pointer registers, mp0 and mp1, are both 8-bit registers used to access the ram by combining corresponding indirect addressing registers. mp0 can only be applied to data memory, while mp1 can be applied to data memory and lcd display memory. accumulator acc the accumulator (acc) is related to the alu opera - tions. it is also mapped to location 05h of the ram and is capable of operating with immediate data. the data movement between two data memory locations must pass through the acc. arithmetic and logic unit alu this circuit performs 8-bit arithmetic and logic opera - tions and provides the following functions: arithmetic operations (add, adc, sub, sbc, daa) logic operations (and, or, xor, cpl) rotation (rl, rr, rlc, rrc) increment and decrement (inc, dec) branch decision (sz, snz, siz, sdz etc.) the alu not only saves the results of a data operation but also changes the status register. status register status the status register (0ah) is 8 bits wide and contains, a carry flag (c), an auxiliary carry flag (ac), a zero flag (z), an overflow flag (ov), a power down flag (pdf), and a watchdog time-out flag (to). it also records the status information and controls the operation sequence. except for the to and pdf flags, bits in the status regis - ter can be altered by instructions similar to other regis - ters. data written into the status register does not alter the to or pdf flags. operations related to the status register, however, may yield different results from those intended. the to and pdf flags can only be changed by a watchdog timer overflow, chip power-up, or clear - ing the watchdog timer and executing the halt in - struction. the z, ov, ac, and c flags reflect the status of the latest operations. on entering the interrupt sequence or executing the subroutine call, the status register will not be automati - cally pushed onto the stack. if the contents of the status is important, and if the subroutine is likely to corrupt the status register, the programmer should take precautions and save it properly. interrupts the device provides two external interrupts, two internal timer/event counter interrupts, an internal time base in- terrupt, and an internal real time clock interrupt. the in- terrupt control register 0 (intc0;0bh) and interrupt control register 1 (intc1;1eh) both contain the interrupt control bits that are used to set the enable/disable status and interrupt request flags. bit no. label function 0c c is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise c is cleared. c is also affected by a ro - tate through carry instruction. 1ac ac is set if an operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise ac is cleared. 2 z z is set if the result of an arithmetic or logic operation is zero; otherwise z is cleared. 3ov ov is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise ov is cleared. 4 pdf pdf is cleared by either a system power-up or executing the clr wdt instruction. pdf is set by executing the halt instruction. 5to to is cleared by a system power-up or executing the clr wdt or halt instruction. to is set by a wdt time-out. 6~7 unused bit, read as 0 status (0ah) register ht46r64/ht46c64 rev. 1.90 11 april 13, 2011 once an interrupt subroutine is serviced, other inter - rupts are all blocked (by clearing the emi bit). this scheme may prevent any further interrupt nesting. other interrupt requests may take place during this interval, but only the interrupt request flag will be recorded. if a certain interrupt requires servicing within the service routine, the emi bit and the corresponding bit of the intc0 or of intc1 may be set in order to allow interrupt nesting. once the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is en - abled, until the sp is decremented. if immediate service is desired, the stack should be prevented from becom - ing full. all these interrupts can support a wake-up function. as an interrupt is serviced, a control transfer occurs by pushing the contents of the program counter onto the stack followed by a branch to a subroutine at the speci - fied location in the rom. only the contents of the pro - gram counter is pushed onto the stack. if the contents of the register or of the status register (status) is altered by the interrupt service program which corrupts the de - sired control sequence, the contents should be saved in advance. external interrupts are triggered by a an edge transition of int0 or int1 (rom code option: high to low, low to high, low to high or high to low), and the related interrupt request flag (eif0; bit 4 of intc0, eif1; bit 5 of intc0) is set as well. after the interrupt is enabled, the stack is not full, and the external interrupt is active, a subroutine call to location 04h or 08h occurs. the interrupt request flag (eif0 or eif1) and emi bits are all cleared to disable other maskable interrupts. the internal timer/event counter 0 interrupt is initial - ized by setting the timer/event counter 0 interrupt re - quest flag (t0f; bit 6 of intc0), which is normally caused by a timer overflow. after the interrupt is en - abled, and the stack is not full, and the t0f bit is set, a subroutine call to location 0ch occurs. the related inter - rupt request flag (t0f) is reset, and the emi bit is cleared to disable other maskable interrupts. timer/event counter 1 is operated in the same manner but its related interrupt request flag is t1f (bit 4 of intc1) and its subroutine call location is 10h. the time base interrupt is initialized by setting the time base interrupt request flag (tbf; bit 5 of intc1), that is caused by a regular time base signal. after the interrupt is enabled, and the stack is not full, and the tbf bit is set, a subroutine call to location 14h occurs. the related interrupt request flag (tbf) is reset and the emi bit is cleared to disable further maskable interrupts. the real time clock interrupt is initialized by setting the real time clock interrupt request flag (rtf; bit 6 of intc1), that is caused by a regular real time clock sig - nal. after the interrupt is enabled, and the stack is not full, and the rtf bit is set, a subroutine call to location 18h occurs. the related interrupt request flag (rtf) is reset and the emi bit is cleared to disable further maskable interrupts. bit no. label function 0 emi control the master (global) interrupt (1=enabled; 0=disabled) 1 eei0 control the external interrupt 0 (1=enabled; 0=disabled) 2 eei1 control the external interrupt 1 (1=enabled; 0=disabled) 3 et0i control the timer/event counter 0 interrupt (1=enabled; 0=disabled) 4 eif0 external interrupt 0 request flag (1=active; 0=inactive) 5 eif1 external interrupt 1 request flag (1=active; 0=inactive) 6 t0f internal timer/event counter 0 request flag (1=active; 0=inactive) 7 for test mode used only. must be written as 0 ; otherwise may result in unpredictable operation. intc0 (0bh) register bit no. label function 0 et1i control the timer/event counter 1 interrupt (1=enabled; 0=disabled) 1 etbi control the time base interrupt (1=enabled; 0:disabled) 2 erti control the real time clock interrupt (1=enabled; 0:disabled) 3, 7 unused bit, read as 0 4 t1f internal timer/event counter 1 request flag (1=active; 0=inactive) 5 tbf time base request flag (1=active; 0=inactive) 6 rtf real time clock request flag (1=active; 0=inactive) intc1 (1eh) register ht46r64/ht46c64 rev. 1.90 12 april 13, 2011 during the execution of an interrupt subroutine, other maskable interrupt acknowledgments are all held until the reti instruction is executed or the emi bit and the related interrupt control bit are set both to 1 (if the stack is not full). to return from the interrupt subroutine, ret or reti may be invoked. reti sets the emi bit and en - ables an interrupt service, but ret does not. interrupts occurring in the interval between the rising edges of two consecutive t2 pulses are serviced on the latter of the two t2 pulses if the corresponding interrupts are enabled. in the case of simultaneous requests, the priorities in the following table apply. these can be masked by resetting the emi bit. interrupt source priority vector external interrupt 0 1 04h external interrupt 1 2 08h timer/event counter 0 overflow 3 0ch timer/event counter 1 overflow 4 10h time base interrupt 5 14h real time clock interrupt 6 18h the timer/event counter 0 interrupt request flag (t0f), external interrupt 1 request flag (eif1), external inter - rupt 0 request flag (eif0), enable timer/event counter 0 interrupt bit (et0i), enable external interrupt 1 bit (eei1), enable external interrupt 0 bit (eei0) and enable master interrupt bit (emi) make up of the interrupt con- trol register 0 (intc0) which is located at 0bh in the ram. the real time clock interrupt request flag (rtf), time base interrupt request flag (tbf), timer/event counter 1 interrupt request flag (t1f), enable real time clock interrupt bit (erti), and enable time base interrupt bit (etbi), enable timer/event counter 1 interrupt bit (et1i) on the other hand, constitute the interrupt control register 1 (intc1) which is located at 1eh in the ram. emi, eei0, eei1, et0i, et1i, etbi and erti are all used to control the enable/disable status of interrupts. these bits prevent the requested interrupt from being serviced. once the interrupt request flags (rtf, tbf, t0f, t1f, eif1, eif0) are all set, they remain in the intc1 or intc0 respectively until the interrupts are ser - viced or cleared by a software instruction. it is recommended that a program should not use the call subroutine within the interrupt subroutine. it sbe - cause interrupts often occur in an unpredictable manner or require to be serviced immediately in some applica - tions. during that period, if only one stack is left, and en - abling the interrupt is not well controlled, operation of the call in the interrupt subroutine may damage the origi - nal control sequence. oscillator configuration the device provides three oscillator circuits for system clocks, i.e., rc oscillator, crystal oscillator and 32768hz crystal oscillator, determined by options. no matter what type of oscillator is selected, the signal is used for the system clock. the halt mode stops the system oscilla - tor (rc and crystal oscillator only) and ignores external signal in order to conserve power. the 32768hz crystal oscillator still runs at halt mode. if the 32768hz crystal oscillator is selected as the system oscillator, the system oscillator is not stopped; but the instruction execution is stopped. since the 32768hz oscillator is also designed for timing purposes, the internal timing (rtc, time base, wdt) operation still runs even if the system enters the halt mode. of the three oscillators, if the rc oscillator is used, an external resistor between osc1 and vss is required, and the range of the resistance should be from 30k to 750k . the system clock, divided by 4, is available on osc2 with pull-high resistor, which can be used to syn- chronize external logic. the rc oscillator provides the most cost effective solution. however, the frequency of the oscillation may vary with vdd, temperature, and the chip itself due to process variations. it is therefore, not suitable for timing sensitive operations where accurate oscillator frequency is desired. on the other hand, if the crystal oscillator is selected, a crystal across osc1 and osc2 is needed to provide the feedback and phase shift required for the oscillator, and no other external components are required. a resonator may be connected between osc1 and osc2 to replace the crystal and to get a frequency reference, but two ex - ternal capacitors in osc1 and osc2 are required. $ 7 ) 7 7 2 1 5 9 : ) $ 7 . ) 7 7 ) 7 7 ' / . 2 , 4 system oscillator note: 32768hz crystal enable condition: for wdt clock source or for system clock source. the external resistor and capacitor components connected to the 32768hz crystal are not necessary to pro - vide oscillation. for applications where precise rtc frequencies are essential, these components may be re - quired to provide frequency compensation due to different crystal manufacturing tolerances. ht46r64/ht46c64 rev. 1.90 13 april 13, 2011 there is another oscillator circuit designed for the real time clock. in this case, only the 32.768khz crystal oscil - lator can be applied. the crystal should be connected between osc3 and osc4. the rtc oscillator circuit can be controlled to oscillate quickly by setting the qosc bit (bit 4 of rtcc). it is recommended to turn on the quick oscillating function upon power on, and then turn it off after 2 seconds. the wdt oscillator is a free running on-chip rc oscilla - tor, and no external components are required. although the system enters the power down mode, the system clock stops, and the wdt oscillator still works with a pe - riod of approximately 65 s at 5v. the wdt oscillator can be disabled by options to conserve power. watchdog timer wdt the wdt clock source is implemented by a dedicated rc oscillator (wdt oscillator) or an instruction clock (system clock/4) or a real time clock oscillator (rtc os - cillator). the timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. the wdt can be disabled by options. but if the wdt is disabled, all exe - cutions related to the wdt lead to no operation. once an internal wdt oscillator (rc oscillator with pe- riod 65 s at 5v normally) is selected, it is divided by 2 12 ~2 15 (by option to get the wdt time-out period). the minimum period of wdt time-out period is about 300ms~600ms. this time-out period may vary with tem- perature, vdd and process variations. by selection the wdt option, longer time-out periods can be realized. if the wdt time-out is selected 2 15 , the maximum time-out period is divided by 2 15 ~2 16 about 2.1s~4.3s. if the wdt oscillator is disabled, the wdt clock may still come from the instruction clock and operate in the same manner except that in the halt state the wdt may stop counting and lose its protecting purpose. in this situation the logic can only be restarted by external logic. if the device op - erates in a noisy environment, using the on-chip rc os - cillator (wdt osc) is strongly recommended, since the halt will stop the system clock. the wdt overflow under normal operation initializes a chip reset and sets the status bit to . in the halt mode, the overflow initializes a warm reset , and only the program counter and sp are reset to zero. to clear the contents of the wdt, there are three methods to be adopted, i.e., external reset (a low level to res ), soft - ware instruction, and a halt instruction. there are two types of software instructions; clr wdt and the other set clr wdt1 and clr wdt2 . of these two types of instruction, only one type of instruction can be active at a time depending on the options clr wdt times selection option. if the clr wdt is se - lected (i.e., clr wdt times equal one), any execution of the clr wdt instruction clears the wdt. in the case that clr wdt1 and clr wdt2 are chosen (i.e., clr wdt times equal two), these two instructions have to be executed to clear the wdt; otherwise, the wdt may reset the chip due to time-out. multi-function timer the ht46r64/ht46c64 provides a multi-function timer for the wdt, time base and rtc but with different time-out periods. the multi-function timer consists of an 8-stage divider and a 7-bit prescaler, with the clock source coming from the wdt osc or rtc osc or the instruction clock (i.e., system clock divided by 4). the multi-function timer also provides a selectable fre- quency signal (ranges from f s /2 2 to f s /2 8 ) for lcd driver circuits, and a selectable frequency signal (ranging from f s /2 2 to f s /2 9 ) for the buzzer output by options. it is rec- ommended to select a nearly 4khz signal for the lcd driver circuits to have proper display. time base the time base offers a periodic time-out period to gener - ate a regular internal interrupt. its time-out period ranges from 2 12 /f s to 2 15 /f s selected by options. if time base time-out occurs, the related interrupt request flag (tbf; bit 5 of intc1) is set. but if the interrupt is en - abled, and the stack is not full, a subroutine call to loca - tion 14h occurs. 6 ) 0 . ' - 1 . ' . ' - 0 . ' . ' - . ' . ' - . ' $ ) 7 @ . 8 ( ) 7 ( @ 9 : 2 1 5 9 : * * ' ( 7 ' . 5 watchdog timer ht46r64/ht46c64 rev. 1.90 14 april 13, 2011 real time clock rtc the real time clock (rtc) is operated in the same man - ner as the time base that is used to supply a regular in - ternal interrupt. its time-out period ranges from f s /2 8 to f s /2 15 by software programming . writing data to rt2, rt1 and rt0 (bit 2, 1, 0 of rtcc;09h) yields various time-out periods. if the rtc time-out occurs, the related interrupt request flag (rtf; bit 6 of intc1) is set. but if the interrupt is enabled, and the stack is not full, a sub - routine call to location 18h occurs. rt2 rt1 rt0 rtc clock divided factor 000 2 8 * 001 2 9 * 010 2 10 * 011 2 11 * 100 2 12 101 2 13 110 2 14 111 2 15 note: * not recommended to be used power down operation halt the halt mode is initialized by the halt instruction and results in the following. the system oscillator turns off but the wdt oscillator keeps running (if the wdt oscillator or the real time clock is selected). the contents of the on-chip ram and of the registers remain unchanged. the wdt is cleared and start recounting (if the wdt clock source is from the wdt oscillator or the real time clock oscillator). all i/o ports maintain their original status. the pdf flag is set but the to flag is cleared. lcd driver is still running (if the wdt osc or rtc osc is selected). the system quits the halt mode by an external reset, an interrupt, an external falling edge signal on port a, or a wdt overflow. an external reset causes device initial - ization, and the wdt overflow performs a warm reset . after examining the to and pdf flags, the reason for chip reset can be determined. the pdf flag is cleared by system power-up or by executing the clr wdt in - struction, and is set by executing the halt instruction. on the other hand, the to flag is set if wdt time-out oc - curs, and causes a wake-up that only resets the program counter and sp, and leaves the others at their original state. the port a wake-up and interrupt methods can be con- sidered as a continuation of normal execution. each bit in port a can be independently selected to wake up the device by options. awakening from an i/o port stimulus, the program resumes execution of the next instruction. on the other hand, awakening from an interrupt, two se- quence may occur. if the related interrupt is disabled or the interrupt is enabled but the stack is full, the program resumes execution at the next instruction. but if the in - terrupt is enabled, and the stack is not full, the regular in - terrupt response takes place. when an interrupt request flag is set before entering the halt status, the system cannot be awakened using that interrupt. if wake-up events occur, it takes 1024 t sys (system clock period) to resume normal operation. in other words, a dummy period is inserted after the wake-up. if the wake-up results from an interrupt acknowledgment, the actual interrupt subroutine execution is delayed by more than one cycle. however, if the wake-up results in the next instruction execution, the execution will be per - formed immediately after the dummy period is finished. 8 ) ) ) ) ) ) ) ) ' 5 ) ) > e 7 , ) 5 . ' - 0 . ' real time clock ) ) ) ) ) ) ) ) ' 8 7 % ) 8 ) < ' . - ' . 5 = + : : ) < ' . - ' . ; = ) + ) . ' - 0 . ' time base ht46r64/ht46c64 rev. 1.90 15 april 13, 2011 to minimize power consumption, all the i/o pins should be carefully managed before entering the halt status. reset there are three ways in which reset may occur. res is reset during normal operation res is reset during halt wdt time-out is reset during normal operation the wdt time-out during halt differs from other chip reset conditions, for it can perform a warm reset that resets only the program counter and sp and leaves the other circuits at their original state. some registers re - main unaffected during any other reset conditions. most registers are reset to the initial condition once the re - set conditions are met. examining the pdf and to flags, the program can distinguish between different chip resets. to pdf reset conditions 0 0 res reset during power-up u u res reset during normal operation 0 1 res wake-up halt 1 u wdt time-out during normal operation 1 1 wdt wake-up halt note: u stands for unchanged to guarantee that the system oscillator is started and stabilized, the sst (system start-up timer) provides an extra-delay of 1024 system clock pulses when the sys- tem awakes from the halt state or during power up. awaking from the halt state or system power-up, the sst delay is added. an extra sst delay is added during the power-up pe - riod, and any wake-up from halt may enable only the sst delay. the functional unit chip reset status is shown below. program counter 000h interrupt disabled prescaler, divider cleared wdt, rtc, time base cleared. after master reset, wdt starts counting timer/event counter off input/output ports input mode stack pointer points to the top of the stack , , @ , @ , e 4 f , e , 4 f reset circuit note: * make the length of the wiring, which is con - nected to the res pin as short as possible, to avoid noise interference. ) 6 & ) ) reset timing chart ( 9 # % ( 6 > 7 7 b 6 ) , 6 a ) 7 ( ) reset configuration ht46r64/ht46c64 rev. 1.90 16 april 13, 2011 the register states are summarized below: register reset (power on) wdt time-out (normal operation) res reset (normal operation) res reset (halt) wdt time-out (halt)* tmr0 xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx uuuu uuuu tmr0c 00-0 1000 00-0 1000 00-0 1000 00-0 1000 uu-u uuuu tmr1h xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx uuuu uuuu tmr1l xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx uuuu uuuu tmr1c 0000 1--- 0000 1--- 0000 1--- 0000 1--- uuuu u--- program counter 0000h 0000h 0000h 0000h 0000h mp0 xxxx xxxx uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu mp1 xxxx xxxx uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu bp 0000 0000 0000 0000 0000 0000 0000 0000 uuuu uuuu acc xxxx xxxx uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu tblp xxxx xxxx uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu tblh -xxx xxxx -xxx xxxx -xxx xxxx -xxx xxxx -uuu uuuu status --00 xxxx --1u uuuu --uu uuuu --01 uuuu --11 uuuu intc0 -000 0000 -000 0000 -000 0000 -000 0000 -uuu uuuu intc1 -000 -000 -000 -000 -000 -000 -000 -000 -uuu -uuu rtcc --00 0111 --00 0111 --00 0111 --00 0111 --uu uuuu pa 1111 1111 1111 1111 1111 1111 1111 1111 uuuu uuuu pac 1111 1111 1111 1111 1111 1111 1111 1111 uuuu uuuu pb 1111 1111 1111 1111 1111 1111 1111 1111 uuuu uuuu pbc 1111 1111 1111 1111 1111 1111 1111 1111 uuuu uuuu pd 1111 1111 1111 1111 1111 1111 1111 1111 uuuu uuuu pdc 1111 1111 1111 1111 1111 1111 1111 1111 uuuu uuuu pwm0 xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx uuuu uuuu pwm1 xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx uuuu uuuu pwm2 xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx uuuu uuuu pwm3 xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx uuuu uuuu adrl xx-- ---- xx-- ---- xx-- ---- xx-- ---- uu-- ---- adrh xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx uuuu uuuu adcr 0100 0000 0100 0000 0100 0000 0100 0000 uuuu uuuu acsr 1--- --00 1--- --00 1--- --00 ---- --00 u--- --uu note: * stands for warm reset u stands for unchanged x stands for unknown ht46r64/ht46c64 rev. 1.90 17 april 13, 2011 timer/event counter two timer/event counters (tmr0,tmr1) are imple - mented in the microcontroller. the timer/event counter 0 contains a 8-bit programmable count-up counter and the clock may come from an external source or an inter - nal clock source. an internal clock source comes from f sys . the timer/event counter 1 contains a 16-bit pro - grammable count-up counter and the clock may come from an external source or an internal clock source. an internal clock source comes from f sys /4 or 32768hz se - lected by option. the external clock input allows the user to count external events, measure time intervals or pulse widths, or to generate an accurate time base. there are two registers related to the timer/event counter 0; tmr0 ([0dh]) and tmr0c ([0eh]). two physical registers are mapped to tmr0 location; writing tmr0 puts the starting value in the timer/event coun - ter 0 register and reading tmr0 takes the contents of the timer/event counter 0. the tmr0c is a timer/event counter control register, which defines some options. there are three registers related to the timer/event counter 1; tmr1h (0fh), tmr1l (10h) and tmr1c (11h). writing tmr1l will only put the written data to an internal lower-order byte buffer (8-bit) and writing tmr1h will transfer the specified data and the contents of the lower-order byte buffer to tmr1h and tmr1l registers, respectively. the timer/event counter 1 preload register is changed everytime there is a writing operation to trm1h. read - ing tmr1h will latch the contents of tmr1h and tmr1l counters to the destination and the lower-order byte buffer, respectively. reading the tmr1l will read the contents of the lower-order byte buffer. the tmr1c is the timer/event counter 1 control register, which de - fines the operating mode, counting enable or disable and an active edge. the t0m0, t0m1 (tmr0c) and t1m0, t1m1 (tmr1c) bits define the operation mode. the event count mode is used to count external events, which means that the clock source is from an external (tmr0, tmr1) pin. the timer mode functions as a normal timer with the clock source coming from the internal selected clock source. finally, the pulse width measurement mode can be used to count the high or low level duration of the external sig - nal (tmr0, tmr1), and the counting is based on the in - ternal selected clock source. 7 8 ' 7 b ) ) 4 , , , , , , , , , , 7 ) ( & ) 7 5 6 a ) . 8 ) 7 ) 5 6 a ) . 8 ) < , = ) + 5 6 ) 7 5 6 ) ! " ' / ' , - , , < 1 ? = ) ) < 2 ? = ( ) , . . . ) timer/event counter 0 4 , , 7 ) ( & ) 7 ' ' / . 2 1 5 9 : ! " 1 6 + 7 ) ) + 7 8 ' 7 b ) ) % b ) + $ + ' ' 9 & ) + $ % b ) + $ 1 6 + ) . 8 ) timer/event counter 1 ! " . 4 4 ) ) # ) ) % 4 , 4 pfd source option ht46r64/ht46c64 rev. 1.90 18 april 13, 2011 in the event count or timer mode, the timer/event coun - ter 0(1) starts counting at the current contents in the timer/event counter 0(1) and ends at ffh(ffffh). once an overflow occurs, the counter is reloaded from the timer/event counter preload register, and generates an interrupt request flag (t0f; bit 6 of intc0, t1f; bit 4 of intc1). in the pulse width measurement mode with the values of the t0on/t1on and t0e/t1e bits equal to 1, after the tmr0 (tmr1) has received a transient from low to high (or high to low if the te bit is 0 ), it will start counting until the tmr0 (tmr1) returns to the orig - inal level and resets the t0on/t1on. the measured re - sult remains in the timer/event counter even if the activated transient occurs again. in other words, only 1-cycle measurement can be made until the t0on/t1on is set. the cycle measurement will re-function as long as it receives further transient pulse. in this operation mode, the timer/event counter begins counting not according to the logic level but to the tran - sient edges. in the case of counter overflows, the coun - ter is reloaded from the timer/event counter register and issues an interrupt request, as in the other two modes, i.e., event and timer modes. bit no. label function 0 1 2 t0psc0 t0psc1 t0psc2 to define the prescaler stages. t0psc2, t0psc1, t0psc0= 000: f int =f sys 001: f int =f sys /2 010: f int =f sys /4 011: f int =f sys /8 100: f int =f sys /16 101: f int =f sys /32 110: f int =f sys /64 111: f int =f sys /128 3 t0e defines the tmr0 active edge of the timer/event counter: in event counter mode (t0m1,t0m0)=(0,1): 1:count on falling edge; 0:count on rising edge in pulse width measurement mode (t0m1,t0m0)=(1,1): 1: start counting on the rising edge, stop on the falling edge; 0: start counting on the falling edge, stop on the rising edge 4 t0on enable/disable timer counting (0=disabled; 1=enabled) 5 unused bit, read as 0 6 7 t0m0 t0m1 defines the operating mode t0m1, t0m0= 01=event count mode (external clock) 10=timer mode (internal clock) 11=pulse width measurement mode (external clock) 00=unused tmr0c (0eh) register bit no. label function 0~2 unused bit, read as 0 3 t1e defines the tmr1 active edge of the timer/event counter: in event counter mode (t1m1,t1m0)=(0,1): 1:count on falling edge; 0:count on rising edge in pulse width measurement mode (t1m1,t1m0)=(1,1): 1: start counting on the rising edge, stop on the falling edge; 0: start counting on the falling edge, stop on the rising edge 4 t1on enable/disable timer counting (0= disabled; 1= enabled) 5 t1s defines the tmr1 internal clock source (0=f sys /4; 1=32768hz) 6 7 t1m0 t1m1 defines the operating mode t1m1, t1m0= 01=event count mode (external clock) 10=timer mode (internal clock) 11=pulse width measurement mode (external clock) 00=unused tmr1c (11h) register ht46r64/ht46c64 rev. 1.90 19 april 13, 2011 to enable the counting operation, the timer on bit (t0on: bit 4 of tmr0c; t1on: bit 4 of tmr1c) should be set to 1. in the pulse width measurement mode, the t0on/t1on is automatically cleared after the measure - ment cycle is completed. but in the other two modes, the t0on/t1on can only be reset by instructions. the overflow of the timer/event counter 0/1 is one of the wake-up sources and can also be applied to a pfd (pro - grammable frequency divider) output at pa3 by op - tions. only one pfd (pfd0 or pfd1) can be applied to pa3 by options. if pa3 is set as pfd output, there are two types of selections; one is pfd0 as the pfd output, the other is pfd1 as the pfd output. pfd0, pfd1 are the timer overflow signals of the timer/event counter 0, timer/event counter 1 respectively. no matter what the operation mode is, writin ga0to et0i or et1i disables the related interrupt service. when the pfd function is selected, executing set [pa].3 instruction to enable pfd output and executing clr [pa].3 instruction to disable pfd output. in the case of timer/event counter off condition, writing data to the timer/event counter preload register also re - loads that data to the timer/event counter. but if the timer/event counter is turn on, data written to the timer/event counter is kept only in the timer/event coun - ter preload register. the timer/event counter still contin- ues its operation until an overflow occurs. when the timer/event counter (reading tmr0/tmr1) is read, the clock is blocked to avoid errors, as this may re- sults in a counting error. blocking of the clock should be taken into account by the programmer. it is strongly rec- ommended to load a desired value into the tmr0/tmr1 register first, before turning on the related timer/event counter, for proper operation since the initial value of tmr0/tmr1 is unknown. due to the timer/event coun - ter scheme, the programmer should pay special atten - tion on the instruction to enable then disable the timer for the first time, whenever there is a need to use the timer/event counter function, to avoid unpredictable re - sult. after this procedure, the timer/event function can be operated normally. the bit0~bit2 of the tmr0c can be used to define the pre-scaling stages of the internal clock sources of timer/event counter 0. the definitions are as shown. the overflow signal of timer/event counter can be used to generate the pfd signal. the timer prescaler is also used as the pwm counter. input/output ports there are 24 bidirectional input/output lines in the microcontroller, labeled as pa, pb and pd, which are mapped to the data memory of [12h], [14h] and [18h] respectively. all of these i/o ports can be used for input and output operations. for input operation, these ports are non-latching, that is, the inputs must be ready at the t2 rising edge of instruction mov a,[m] (m=12h, 14h or 18h). for output operation, all the data is latched and remains unchanged until the output latch is rewritten. each i/o line has its own control register (pac, pbc, pdc) to control the input/output configuration. with this control register, cmos output or schmitt trigger input with or without pull-high resistor structures can be re - configured dynamically under software control. to func - tion as an input, the corresponding latch of the control register must write 1 . the input source also depends on the control register. if the control register bit is 1, the input will read the pad state. if the control register bit is 0 , the contents of the latches will move to the inter - nal bus. the latter is possible in the read-modify-write instruction. for output function, cmos is the only configuration. these control registers are mapped to locations 13h, 15h and 19h. after a chip reset, these input/output lines remain at high levels or floating state (depending on pull-high options). each bit of these input/output latches can be set or cleared by set [m].i and clr [m].i (m=12h, 14h or 18h) instructions. some instructions first input data and then follow the output operations. for example, set [m].i , clr [m].i, cpl [m], cpla [m] read the entire port states into the cpu, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator. each line of port a has the capability of waking-up the device. each i/o port has a pull-high option. once the pull-high option is selected, the i/o port has a pull-high resistor, otherwise, there s none. take note that a non-pull-high i/o port operating in input mode will cause a floating state. the pa3 is pin-shared with the pfd signal. if the pfd option is selected, the output signal in output mode of pa3 will be the pfd signal generated by timer/event counter overflow signal. the input mode always retain its original functions. once the pfd option is selected, the pfd output signal is controlled by pa3 data register only. writing 1 to pa3 data register will enable the pfd output function and writing 0 will force the pa3 to remain at 0 . the i/o functions of pa3 are shown below. i/o mode i/p (normal) o/p (normal) i/p (pfd) o/p (pfd) pa3 logical input logical output logical input pfd (timer on) note: the pfd frequency is the timer/event counter overflow frequency divided by 2. the pa0, pa1, pa3, pd4, pd5, pd6 and pd7 are pin-shared with bz, bz , pfd, int0 , int1 , tmr0 and tmr1 pins respectively. ht46r64/ht46c64 rev. 1.90 20 april 13, 2011 the pa0 and pa1 are pin-shared with bz and bz signal, respectively. if the bz/bz option is selected, the output signal in output mode of pa0/pa1 will be the buzzer sig- nal generated by multi-function timer. the input mode always remain in its original function. once the bz/bz option is selected, the buzzer output signal are con- trolled by the pa0, pa1 data register only. the i/o function of pa0/pa1 are shown below. pa0i/o i i oooooooo pa1 i/o i o i i i o o o o o pa0 mode x x c b b c bbbb pa1 mode x c x x x c c c b b pa0 data x x d 0 1 d 0 0101 pa1 data x d x x x d1 d d x x pa0 pad status i i d 0 b d 0 0b0b pa1 pad status i d i i i d 1 dd0 b note: i input; o output d, d0, d1 data b buzzer option, bz or bz x don t care c cmos output the pb can also be used as a/d converter inputs. the a/d function will be described later. there is a pwm function shared with pd0/pd1/pd2/pd3. if the pwm function is enabled, the pwm0/pwm1/pwm2/pwm3 signal will appear on pd0/pd1/pd2/pd3 (if pd0/pd1/pd2/pd3 is operating in output mode). writ - ing 1 to pd0~pd3 data register will enable the pwm output function and writing 0 will force the pd0~pd3 to remain at 0 . the i/o functions of pd0/pd1/pd2/pd3 are as shown. i/o mode i/p (normal) o/p (normal) i/p (pwm) o/p (pwm) pd0~ pd3 logical input logical output logical input pwm0~ pwm3 it is recommended that unused or not bonded out i/o lines should be set as output pins by software instruction to avoid consuming power under input floating state. the definitions of pfd control signal and pfd output frequency are listed in the following table. timer timer preload value pa3 data register pa3 pad state pfd frequency off x 0 0 x off x 1 u x on n 0 0 x on n 1 pfd f tmr /[2(m-n)] note: x stands for unused u stands for unknown m is 256 for pfd0 or 65536 for pfd1 n is preload value for timer/event counter f tmr is input clock frequency for timer/event counter ! " ! " 4 < # = ( @ 6 ) , ) ' ) ) 7 $ ) ' ) 0 ) 7 $ , ) ' ) 1 ) 7 $ ) ' ) 2 ) 7 $ $ ) ( @ 6 < # ) 7 $ = ) ) # , . # . # . , . . . g * g * g 7 ) + 7 7 6 & & ) + ( ) 7 ) & ) ) 7 ) ( ) ) ) + # , . + 3 # . + 3 # # . 4 # - # 2 + , . # , - + 2 . # 2 , . ( , . ( . ( . ( . , 0 . 1 . , 2 . g + 3 . + 3 . 4 . ( , . ( . ( . ( input/output ports ht46r64/ht46c64 rev. 1.90 21 april 13, 2011 pwm the microcontroller provides 4 channels (6+2)/(7+1) (dependent on options) bits pwm output shared with pd0/pd1/pd2/pd3. the pwm channels have their data registers denoted as pwm0 (1ah), pwm1 (1bh), pwm2 (1ch) and pwm3 (1dh). the frequency source of the pwm counter comes from f sys . the pwm regis - ters are four 8-bit registers. the waveforms of pwm out - puts are as shown. once the pd0/pd1/pd2/pd3 are selected as the pwm outputs and the output function of pd0/pd1/pd2/pd3 are enabled (pdc.0/pdc.1/ pdc.2/pdc.3=0 ), writing 1 to pd0/pd1/pd2/pd3 data register will enable the pwm output function and writing 0 will force the pd0/pd1/pd2/pd3 to stay at 0. a (6+2) bits mode pwm cycle is divided into four modu - lation cycles (modulation cycle 0~modulation cycle 3). each modulation cycle has 64 pwm input clock period. in a (6+2) bit pwm function, the contents of the pwm register is divided into two groups. group 1 of the pwm register is denoted by dc which is the value of pwm.7~pwm.2. the group 2 is denoted by ac which is the value of pwm.1~pwm.0. in a (6+2) bits mode pwm cycle, the duty cycle of each modulation cycle is shown in the table. parameter ac (0~3) duty cycle modulation cycle i (i=0~3) i ) ) c ) 1 . ' / 7 ) $ 7 ) 7 ) $ 7 ) 7 ) $ 7 ) 7 ) $ 7 ) , (6+2) pwm mode ' / . ( h ( i ) j , , h ( i ) j , ( h ( i ) j , ( h ( i ) j , ( ( ) 7 ) ) c ) 5 . ' / 0 , . 5 0 . 5 0 . 5 0 . 5 0 , . 5 0 , . 5 0 . 5 0 . 5 0 , . 5 0 . 5 0 . 5 0 . 5 7 ) $ 7 ) , ( ) $ 7 ) c ) 0 1 . ' / 7 ) $ 7 ) 7 ) $ 7 ) , (7+1) pwm mode ht46r64/ht46c64 rev. 1.90 22 april 13, 2011 in a (7+1) bits pwm function, the contents of the pwm register is divided into two groups. group 1 of the pwm register is denoted by dc which is the value of pwm.7~pwm.1. the group 2 is denoted by ac which is the value of pwm.0. in a (7+1) bits mode pwm cycle, the duty cycle of each modulation cycle is shown in the table. parameter ac (0~1) duty cycle modulation cycle i (i=0~1) i ht46r64/ht46c64 rev. 1.90 24 april 13, 2011 the following programming example illustrates how to setup and implement an a/d conversion. the method of polling the eocb bit in the adcr register is used to detect when the conversion cycle is complete. example: using eocb polling method to detect end of conversion mov a,00000001b mov acsr,a ; setup the acsr register to select f sys /8 as the a/d clock mov a,00100000b ; setup adcr register to configure port pb0~pb3 as a/d inputs mov adcr,a ; and select an0 to be connected to the a/d converter : : ; as the port b channel bits have changed the following start ; signal (0-1-0) must be issued within 10 instruction cycles : start_conversion: clr start set start ; reset a/d clr start ; start a/d polling_eoc: sz eocb ; poll the adcr register eocb bit to detect end of a/d conversion jmp polling_eoc ; continue polling mov a,adrh ; read conversion result high byte value from the adrh register mov adrh_buffer,a ; save result to user defined memory mov a,adrl ; read conversion result low byte value from the adrl register mov adrl_buffer,a ; save result to user defined memory : : jmp start_conversion ; start next a/d conversion # # . ) 8 ) # # . ) 8 ) # # . ) 8 ) , , , + , , , + , , + , , + # + - , # - # , b 6 ) ' ) # . 8 c ) ' ) + ) ' c ) 7 ) 7 ) & 7 # . ) 7 @ ) ) a ) ' / . k ) ' / . 5 ) ) ' / . # j # # j 2 1 # c ) ) ' ) # . 8 ) # . 8 # . ) 7 ) ) ) # ) , , + , , , + ) ' ) # . 8 ) # . 8 , , , + e ) + ) ) ) ) . e ) # . ) 8 ) ) b ) ' ' ) ) ) ) ) ) b ) , + , , + ) ' ) # . 8 ) # . 8 l ) ) ' ) # . 8 ) ' ) # . 8 ) ) ) $ 7 ) k ) > ) ) ) $ 7 ) 7 7 b # . ) 7 ) ) ) # ) # . ) 7 ) ) ) # ) a/d conversion timing ht46r64/ht46c64 rev. 1.90 25 april 13, 2011 lcd display memory the device provides an area of embedded data memory for lcd display. this area is located from 40h to 60h of the ram at bank 1. bank pointer (bp; located at 04h of the ram) is the switch between the ram and the lcd display memory. when the bp is set as 1 , any data written into 40h~60h will effect the lcd display. when the bp is cleared to 0 or 1 , any data written into 40h~60h means to access the general purpose data memory. the lcd display memory can be read and writ - ten to only by indirect addressing mode using mp1. when data is written into the display data area, it is auto - matically read by the lcd driver which then generates the corresponding lcd driving signals. to turn the dis - play on or off, a 1 or a 0 is written to the correspond - ing bit of the display memory, respectively. the figure illustrates the mapping between the display memory and lcd pattern for the device. lcd driver output the output number of the device lcd driver can be 33 2 or 33 3or32 4 by option (i.e., 1 / 2 duty, 1 / 3 duty or 1 / 4 duty). the bias type lcd driver can be r type or c type. if the r bias type is selected, no external capaci - tor is required. if the c bias type is selected, a capaci - tor mounted between c1 and c2 pins is needed. the lcd driver bias voltage can be 1 / 2 bias or 1 / 3 bias by option. if 1 / 2 bias is selected, a capacitor mounted be - tween v2 pin and ground is required. if 1 / 3 bias is se - lected, two capacitors are needed for v1 and v2 pins. refer to application diagram. , 9 , 9 9 9 0 9 0 4 9 1 , 9 + , , , display memory , ) ) ) ) % ) ) ) ) 7 & # ) + # ) + # ) + # ) + # ) + c ) . ) $ k ) . ) a k ) ) $ c ) d # d ) . ) % k ) d + d ) % k ) d d ) . ) % . ) $ k ) . ) a k ) ) $ c ) d # d ) % k ) d + d ) . ) % k ) d d ) . ) % lcd driver output ht46r64/ht46c64 rev. 1.90 26 april 13, 2011 , k ) k ) ! " # $ % & $ & , k k ) % ) . ) ) % ) ) % ) . ) ) % ) ) # 7 7 ) ) % ) 8 ) ) , ) ) ! " % ) . ) ) % ) ) % ) . ) ) % ) ) % ) . ) ) % ) ) % ) . ) ) % ) ) % ) . ) ) % ) ) % ) . ) ) % ) ) % ) . ) ) % ) ) % ) . ) ) % ) ) % ) . ) ) % ) ) % ) . ) ) % ) ) % ) . ) ) % ) ) % ) . ) ) % ) ) % . ) ) % ) ) c ) d d ) ) ) & ) ) 7 k ) ' ) & ) . ) $ ) % ) ) e % ) ) ) , k k ) ) ) ) 7 & ) 7 $ ) % ) ) ) ) , ) ) ) 7 & ) 7 $ ) % ) ) ) ) ) ) ) 7 & 7 $ ) % ) ) ) ) ) ) ) 7 & % ) ) , k ) ) ) 7 & ) % ) ) ) ) , k ) ) ) ) 7 & ) % ) ) k ) ) ) ) 7 & ) % ) ) ) , k k ) ) ) ) 7 & ) # 7 7 ) 7 ) 8 ) lcd driver output (1 / 3 duty, 1 / 2 bias, r/c type) condition option low bias current (typ.) high bias current (typ.) 1 / 3 bias (vlcd/4.5)15a (vlcd/4.5)45a 1 / 2 bias (vlcd/3)15a (vlcd/3)45a r type bias current note: the 52-pin qfp package does not support the charge pump (c type bias) of the lcd. the lcd bias type must select the r type by option. lcd segments as logical output the seg0~seg23 also can be optioned as logical output, once an lcd segment is optioned as a logical output, the content of bit0 of the related segment address in lcd ram will appear on the segment. seg0~seg7 is together byte optioned as logical output, seg8~seg15 are bit individually optioned as logical outputs. lcd type r type c type lcd bias type 1 / 2 bias 1 / 3 bias 1 / 2 bias 1 / 3 bias v max if v dd >v lcd , then v max connect to v dd, else v max connect to v lcd if v dd > 3 2 v lcd , then v max connect to v dd , else v max connect to v1 ht46r64/ht46c64 rev. 1.90 27 april 13, 2011 low voltage reset/detector functions there is a low voltage detector (lvd) and a low voltage reset circuit (lvr) implemented in the microcontroller. these two functions can be enabled/disabled by options. once the lvd options is enabled, the user can use the rtcc.3 to enable/disable (1/0) the lvd circuit and read the lvd detector status (0/1) from rtcc.5; otherwise, the lvd function is disabled. the rtcc register definitions are listed below. bit no. label function 0~2 rt0~rt2 8 to 1 multiplexer control inputs to select the real clock prescaler output 3 lvdc lvd enable/disable (1/0) 4 qosc 32768hz osc quick start-up oscillating 0/1: quickly/slowly start 5 lvdo lvd detection output (1/0) 1: low voltage detected, read only 6~7 unused bit, read as 0 rtcc (09h) register the lvr has the same effect or function with the exter - nal res signal which performs chip reset. during halt state, lvr is disabled both lvr and lvd are disabled. the microcontroller provides low voltage reset circuit in order to monitor the supply voltage of the device. if the supply voltage of the device is within the range 0.9v~v lvr , such as changing a battery, the lvr will au- tomatically reset the device internally. the lvr includes the following specifications: the low voltage (0.9v~v lvr ) has to remain in their original state to exceed 1ms. if the low voltage state does not exceed 1ms, the lvr will ignore it and do not perform a reset function. the lvr uses the or function with the external res signal to perform chip reset. the relationship between v dd and v lvr is shown below. note: v opr is the voltage range for proper chip operation at 4mhz system clock. 0 e 0 e , e , e ; % 0 e 0 0 e 0 % , e ; , ) 7 f f 7 ) % ) ) 7 low voltage reset note: *1: to make sure that the system oscillator has stabilized, the sst provides an extra delay of 1024 system clock pulses before entering the normal operation. *2: since low voltage state has to be maintained in its original state for over 1ms, therefore after 1ms delay, the device enters the reset mode. ht46r64/ht46c64 rev. 1.90 28 april 13, 2011 options the following shows the options in the device. all these options should be defined in order to ensure proper functioning system. options osc type selection. this option is to decide if an rc or crystal or 32768hz crystal oscillator is chosen as system clock. wdt, rtc and time base clock source selection. there are three types of selections: system clock/4 or rtc osc or wdt osc. wdt enable/disable selection. wdt can be enabled or disabled by option. wdt time-out period selection. there are four types of selection: wdt clock source divided by 2 12 /f s ~2 13 /f s , 2 13 /f s ~2 14 /f s ,2 14 /f s ~2 15 /f s or 2 15 /f s ~2 16 /f s . clr wdt times selection. this option defines the method to clear the wdt by instruction. one time means that the clr wdt can clear the wdt. two times means only if both of the clr wdt1 and clr wdt2 have been executed, the wdt can be cleared. time base time-out period selection. the time base time-out period ranges from 2 12 /f s to 2 15 /f s f s means the clock source selected by options. buzzer output frequency selection. there are eight types of frequency signals for buzzer output: f s /2 2 ~f s /2 9 . f s means the clock source selected by options. wake-up selection. this option defines the wake-up capability. external i/o pins (pa only) all have the capability to wake-up the chip from a halt by a falling edge (bit option). pull-high selection. this option is to decide whether the pull-high resistance is visible or not in the input mode of the i/o ports. pa, pb and pd can be independently selected (bit option). i/o pins share with other function selections. pa0/bz , pa1/bz: pa0 and pa1 can be set as i/o pins or buzzer outputs. lcd common selection. there are three types of selections: 2 common (1 / 2 duty) or 3 common (1 / 3 duty) or 4 common (1 / 4 duty). if the 4 common is selected, the segment output pin seg32 will be set as a common output. lcd bias power supply selection. there are two types of selections: 1 / 2 bias or 1 / 3 bias lcd bias type selection. this option is to determine what kind of bias is selected, r type or c type. lcd driver clock frequency selection. there are seven types of frequency signals for the lcd driver circuits: f s /2 2 ~f s /2 8 . f s stands for the clock source se - lection by options. lcd on/off at halt selection lcd segments as logical output selection, (byte, bit, bit, bit, bit, bit, bit, bit, bit option) [seg0~seg7], seg8, seg9, seg10, seg11, seg12, seg13, seg14 or seg15 lvr selection. lvr has enable or disable options lvd selection. lvd has enable or disable options pfd selection. if pa3 is set as pfd output, there are two types of selections; one is pfd0 as the pfd output, the other is pfd1 as the pfd output. pfd0, pfd1 are the timer overflow signals of the timer/event counter 0, timer/event counter 1 respectively. pwm selection: (7+1) or (6+2) mode pd0: level output or pwm0 output pd1: level output or pwm1 output pd2: level output or pwm2 output pd3: level output or pwm3 output int0 or int1 trigger edge selection: disable; high to low; low to high; low to high or high to low lcd bias current selection: low/high driving current (for r type only). application circuits the following table shows the c1, c2 and r1 values corresponding to the different crystal values. (for reference only) crystal or resonator c1, c2 r1 4mhz crystal 0pf 10k 4mhz resonator 10pf 12k 3.58mhz crystal 0pf 10k 3.58mhz resonator 25pf 10k 2mhz crystal & resonator 25pf 10k 1mhz crystal 35pf 27k 480khz resonator 300pf 9.1k 455khz resonator 300pf 10k 429khz resonator 300pf 10k the function of the resistor r1 is to ensure that the oscillator will switch off should low voltage condi - tions occur. such a low voltage, as mentioned here, is one which is less than the lowest value of the mcu operating voltage. note however that if the lvr is enabled then r1 can be removed. note: the resistance and capacitance for reset circuit should be designed in such a way as to ensure that the vdd is stable and remains within a valid operating voltage range before bringing res to high. * make the length of the wiring, which is connected to the res pin as short as possible, to avoid noise interference. vmax connect to vdd or vlcd or v1 refer to the table. lcd type r type c type lcd bias type 1 / 2 bias 1 / 3 bias 1 / 2 bias 1 / 3 bias vmax if v dd >v lcd , then vmax connect to v dd , else vmax connect to v lcd if v dd >3 / 2v lcd , then vmax connect to v dd , else vmax connect to v1 ht46r64/ht46c64 rev. 1.90 29 april 13, 2011 , - . , - % # % % ) b ) 7 $ % , e 4 , e 4 , e 4 # " 1 . , 2 . . , 0 . , e 4 f , , @ , e 4 , e , 4 f # , . + 3 # . + 3 # # . 4 # - # 2 - + , . # , + 2 . # 2 , . ( , . ( - , @ ' & ' & & ( 4 ) & ) 8 7 k ) a 7 ) a 7 b ' & & ( , @ m m 2 0 , @ ' / . 2 , 4 ( $ ) * + , ' & ' & & ( ) ) ) 7 ' % - & " 2 1 5 9 : ht46r64/ht46c64 rev. 1.90 30 april 13, 2011 instruction set introduction central to the successful operation of any microcontroller is its instruction set, which is a set of pro - gram instruction codes that directs the microcontroller to perform certain operations. in the case of holtek microcontrollers, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of pro - gramming overheads. for easier understanding of the various instruction codes, they have been subdivided into several func - tional groupings. instruction timing most instructions are implemented within one instruc - tion cycle. the exceptions to this are branch, call, or ta - ble read instructions where two instruction cycles are required. one instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8mhz system oscillator, most instructions would be implemented within 0.5 s and branch or call instructions would be im - plemented within 1 s. although instructions which re - quire one more cycle to implement are generally limited to the jmp, call, ret, reti and table read instruc- tions, it is important to realize that any other instructions which involve manipulation of the program counter low register or pcl will also take one more cycle to imple- ment. as instructions which change the contents of the pcl will imply a direct jump to that new address, one more cycle will be required. examples of such instruc- tions would be clr pcl or mov pcl, a . for the case of skip instructions, it must be noted that if the re- sult of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required. moving and transferring data the transfer of data within the microcontroller program is one of the most frequently used operations. making use of three kinds of mov instructions, data can be transferred from registers to the accumulator and vice-versa as well as being able to move specific imme - diate data directly into the accumulator. one of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports. arithmetic operations the ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. within the holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. care must be taken to en - sure correct handling of carry and borrow data when re - sults exceed 255 for addition and less than 0 for subtraction. the increment and decrement instructions inc, inca, dec and deca provide a simple means of increasing or decreasing by a value of one of the values in the destination specified. logical and rotate operations the standard logical operations such as and, or, xor and cpl all have their own instruction within the holtek microcontroller instruction set. as with the case of most instructions involving data manipulation, data must pass through the accumulator which may involve additional programming steps. in all logical data operations, the zero flag may be set if the result of the operation is zero. another form of logical data manipulation comes from the rotate instructions such as rr, rl, rrc and rlc which provide a simple means of rotating one bit right or left. different rotate instructions exist depending on pro - gram requirements. rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the carry bit from where it can be examined and the necessary serial bit set high or low. another application where rotate data operations are used is to implement multiplication and division calculations. branches and control transfer program branching takes the form of either jumps to specified locations using the jmp instruction or to a sub- routine using the call instruction. they differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the sub - routine has been carried out. this is done by placing a return instruction ret in the subroutine which will cause the program to jump back to the address right after the call instruction. in the case of a jmp instruction, the program simply jumps to the desired location. there is no requirement to jump back to the original jumping off point as in the case of the call instruction. one special and extremely useful set of branch instructions are the conditional branches. here a decision is first made re - garding the condition of a certain data memory or indi - vidual bits. depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. these instructions are the key to decision making and branching within the pro - gram perhaps determined by the condition of certain in - put switches or by the condition of internal data bits. ht46r64/ht46c64 rev. 1.90 31 april 13, 2011 bit operations the ability to provide single bit operations on data mem - ory is an extremely flexible feature of all holtek microcontrollers. this feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the set [m].i or clr [m].i instructions respectively. the fea - ture removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. this read-modify-write pro - cess is taken care of automatically when these bit oper - ation instructions are used. table read operations data storage is normally implemented by using regis - ters. however, when working with large amounts of fixed data, the volume involved often makes it inconve - nient to store the fixed data in the data memory. to over - come this problem, holtek microcontrollers allow an area of program memory to be setup as a table where data can be directly stored. a set of easy to use instruc - tions provides the means by which this fixed data can be referenced and retrieved from the program memory. other operations in addition to the above functional instructions, a range of other instructions also exist such as the halt in - struction for power-down operations and instructions to control the operation of the watchdog timer for reliable program operations under extreme electric or electro - magnetic environments. for their relevant operations, refer to the functional related sections. instruction set summary the following table depicts a summary of the instruction set categorised according to function and can be con - sulted as a basic instruction reference using the follow - ing listed conventions. table conventions: x: bits immediate data m: data memory address a: accumulator i: 0~7 number of bits addr: program memory address mnemonic description cycles flag affected arithmetic add a,[m] addm a,[m] add a,x adc a,[m] adcm a,[m] sub a,x sub a,[m] subm a,[m] sbc a,[m] sbcm a,[m] daa [m] add data memory to acc add acc to data memory add immediate data to acc add data memory to acc with carry add acc to data memory with carry subtract immediate data from the acc subtract data memory from acc subtract data memory from acc with result in data memory subtract data memory from acc with carry subtract data memory from acc with carry, result in data memory decimal adjust acc for addition with result in data memory 1 1 note 1 1 1 note 1 1 1 note 1 1 note 1 note z, c, ac, ov z, c, ac, ov z, c, ac, ov z, c, ac, ov z, c, ac, ov z, c, ac, ov z, c, ac, ov z, c, ac, ov z, c, ac, ov z, c, ac, ov c logic operation and a,[m] or a,[m] xor a,[m] andm a,[m] orm a,[m] xorm a,[m] and a,x or a,x xor a,x cpl [m] cpla [m] logical and data memory to acc logical or data memory to acc logical xor data memory to acc logical and acc to data memory logical or acc to data memory logical xor acc to data memory logical and immediate data to acc logical or immediate data to acc logical xor immediate data to acc complement data memory complement data memory with result in acc 1 1 1 1 note 1 note 1 note 1 1 1 1 note 1 z z z z z z z z z z z increment & decrement inca [m] inc [m] deca [m] dec [m] increment data memory with result in acc increment data memory decrement data memory with result in acc decrement data memory 1 1 note 1 1 note z z z z ht46r64/ht46c64 rev. 1.90 32 april 13, 2011 mnemonic description cycles flag affected rotate rra [m] rr [m] rrca [m] rrc [m] rla [m] rl [m] rlca [m] rlc [m] rotate data memory right with result in acc rotate data memory right rotate data memory right through carry with result in acc rotate data memory right through carry rotate data memory left with result in acc rotate data memory left rotate data memory left through carry with result in acc rotate data memory left through carry 1 1 note 1 1 note 1 1 note 1 1 note none none c c none none c c data move mov a,[m] mov [m],a mov a,x move data memory to acc move acc to data memory move immediate data to acc 1 1 note 1 none none none bit operation clr [m].i set [m].i clear bit of data memory set bit of data memory 1 note 1 note none none branch jmp addr sz [m] sza [m] sz [m].i snz [m].i siz [m] sdz [m] siza [m] sdza [m] call addr ret ret a,x reti jump unconditionally skip if data memory is zero skip if data memory is zero with data movement to acc skip if bit i of data memory is zero skip if bit i of data memory is not zero skip if increment data memory is zero skip if decrement data memory is zero skip if increment data memory is zero with result in acc skip if decrement data memory is zero with result in acc subroutine call return from subroutine return from subroutine and load immediate data to acc return from interrupt 2 1 note 1 note 1 note 1 note 1 note 1 note 1 note 1 note 2 2 2 2 none none none none none none none none none none none none none table read tabrdc [m] tabrdl [m] read table (current page) to tblh and data memory read table (last page) to tblh and data memory 2 note 2 note none none miscellaneous nop clr [m] set [m] clr wdt clr wdt1 clr wdt2 swap [m] swapa [m] halt no operation clear data memory set data memory clear watchdog timer pre-clear watchdog timer pre-clear watchdog timer swap nibbles of data memory swap nibbles of data memory with result in acc enter power down mode 1 1 note 1 note 1 1 1 1 note 1 1 none none none to, pdf to, pdf to, pdf none none to, pdf note: 1. for skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required. 2. any instruction which changes the contents of the pcl will also require 2 cycles for execution. 3. for the clr wdt1 and clr wdt2 instructions the to and pdf flags may be affected by the execution status. the to and pdf flags are cleared after both clr wdt1 and clr wdt2 instructions are consecutively executed. otherwise the to and pdf flags remain unchanged. instruction definition adc a,[m] add data memory to acc with carry description the contents of the specified data memory, accumulator and the carry flag are added. the result is stored in the accumulator. operation acc acc+[m]+c affected flag(s) ov, z, ac, c adcm a,[m] add acc to data memory with carry description the contents of the specified data memory, accumulator and the carry flag are added. the result is stored in the specified data memory. operation [m] acc+[m]+c affected flag(s) ov, z, ac, c add a,[m] add data memory to acc description the contents of the specified data memory and the accumulator are added. the result is stored in the accumulator. operation acc acc + [m] affected flag(s) ov, z, ac, c add a,x add immediate data to acc description the contents of the accumulator and the specified immediate data are added. the result is stored in the accumulator. operation acc acc+x affected flag(s) ov, z, ac, c addm a,[m] add acc to data memory description the contents of the specified data memory and the accumulator are added. the result is stored in the specified data memory. operation [m] acc + [m] affected flag(s) ov, z, ac, c and a,[m] logical and data memory to acc description data in the accumulator and the specified data memory perform a bitwise logical and op - eration. the result is stored in the accumulator. operation acc acc and [m] affected flag(s) z and a,x logical and immediate data to acc description data in the accumulator and the specified immediate data perform a bitwise logical and operation. the result is stored in the accumulator. operation acc acc and x affected flag(s) z andm a,[m] logical and acc to data memory description data in the specified data memory and the accumulator perform a bitwise logical and op - eration. the result is stored in the data memory. operation [m] acc and [m] affected flag(s) z ht46r64/ht46c64 rev. 1.90 33 april 13, 2011 call addr subroutine call description unconditionally calls a subroutine at the specified address. the program counter then in - crements by 1 to obtain the address of the next instruction which is then pushed onto the stack. the specified address is then loaded and the program continues execution from this new address. as this instruction requires an additional operation, it is a two cycle instruc - tion. operation stack program counter + 1 program counter addr affected flag(s) none clr [m] clear data memory description each bit of the specified data memory is cleared to 0. operation [m] 00h affected flag(s) none clr [m].i clear bit of data memory description bit i of the specified data memory is cleared to 0. operation [m].i 0 affected flag(s) none clr wdt clear watchdog timer description the to, pdf flags and the wdt are all cleared. operation wdt cleared to 0 pdf 0 affected flag(s) to, pdf clr wdt1 pre-clear watchdog timer description the to, pdf flags and the wdt are all cleared. note that this instruction works in conjunc- tion with clr wdt2 and must be executed alternately with clr wdt2 to have effect. re- petitively executing this instruction without alternately executing clr wdt2 will have no effect. operation wdt cleared to 0 pdf 0 affected flag(s) to, pdf clr wdt2 pre-clear watchdog timer description the to, pdf flags and the wdt are all cleared. note that this instruction works in conjunc - tion with clr wdt1 and must be executed alternately with clr wdt1 to have effect. re - petitively executing this instruction without alternately executing clr wdt1 will have no effect. operation wdt cleared to 0 pdf 0 affected flag(s) to, pdf ht46r64/ht46c64 rev. 1.90 34 april 13, 2011 cpl [m] complement data memory description each bit of the specified data memory is logically complemented (1 s complement). bits which previously contained a 1 are changed to 0 and vice versa. operation [m] [m] affected flag(s) z cpla [m] complement data memory with result in acc description each bit of the specified data memory is logically complemented (1 s complement). bits which previously contained a 1 are changed to 0 and vice versa. the complemented result is stored in the accumulator and the contents of the data memory remain unchanged. operation acc [m] affected flag(s) z daa [m] decimal-adjust acc for addition with result in data memory description convert the contents of the accumulator value to a bcd ( binary coded decimal) value re - sulting from the previous addition of two bcd variables. if the low nibble is greater than 9 or if ac flag is set, then a value of 6 will be added to the low nibble. otherwise the low nibble remains unchanged. if the high nibble is greater than 9 or if the c flag is set, then a value of 6 will be added to the high nibble. essentially, the decimal conversion is performed by add - ing 00h, 06h, 60h or 66h depending on the accumulator and flag conditions. only the c flag may be affected by this instruction which indicates that if the original bcd sum is greater than 100, it allows multiple precision decimal addition. operation [m] acc + 00h or [m] acc + 06h or [m] acc + 60h or [m] acc + 66h affected flag(s) c dec [m] decrement data memory description data in the specified data memory is decremented by 1. operation [m] [m] 1 affected flag(s) z deca [m] decrement data memory with result in acc description data in the specified data memory is decremented by 1. the result is stored in the accu - mulator. the contents of the data memory remain unchanged. operation acc [m] 1 affected flag(s) z halt enter power down mode description this instruction stops the program execution and turns off the system clock. the contents of the data memory and registers are retained. the wdt and prescaler are cleared. the power down flag pdf is set and the wdt time-out flag to is cleared. operation to 0 pdf 1 affected flag(s) to, pdf ht46r64/ht46c64 rev. 1.90 35 april 13, 2011 inc [m] increment data memory description data in the specified data memory is incremented by 1. operation [m] [m]+1 affected flag(s) z inca [m] increment data memory with result in acc description data in the specified data memory is incremented by 1. the result is stored in the accumu - lator. the contents of the data memory remain unchanged. operation acc [m]+1 affected flag(s) z jmp addr jump unconditionally description the contents of the program counter are replaced with the specified address. program execution then continues from this new address. as this requires the insertion of a dummy instruction while the new address is loaded, it is a two cycle instruction. operation program counter addr affected flag(s) none mov a,[m] move data memory to acc description the contents of the specified data memory are copied to the accumulator. operation acc [m] affected flag(s) none mov a,x move immediate data to acc description the immediate data specified is loaded into the accumulator. operation acc x affected flag(s) none mov [m],a move acc to data memory description the contents of the accumulator are copied to the specified data memory. operation [m] acc affected flag(s) none nop no operation description no operation is performed. execution continues with the next instruction. operation no operation affected flag(s) none or a,[m] logical or data memory to acc description data in the accumulator and the specified data memory perform a bitwise logical or oper - ation. the result is stored in the accumulator. operation acc acc or [m] affected flag(s) z ht46r64/ht46c64 rev. 1.90 36 april 13, 2011 or a,x logical or immediate data to acc description data in the accumulator and the specified immediate data perform a bitwise logical or op - eration. the result is stored in the accumulator. operation acc acc or x affected flag(s) z orm a,[m] logical or acc to data memory description data in the specified data memory and the accumulator perform a bitwise logical or oper - ation. the result is stored in the data memory. operation [m] acc or [m] affected flag(s) z ret return from subroutine description the program counter is restored from the stack. program execution continues at the re - stored address. operation program counter stack affected flag(s) none ret a,x return from subroutine and load immediate data to acc description the program counter is restored from the stack and the accumulator loaded with the specified immediate data. program execution continues at the restored address. operation program counter stack acc x affected flag(s) none reti return from interrupt description the program counter is restored from the stack and the interrupts are re-enabled by set- ting the emi bit. emi is the master interrupt global enable bit. if an interrupt was pending when the reti instruction is executed, the pending interrupt routine will be processed be- fore returning to the main program. operation program counter stack emi 1 affected flag(s) none rl [m] rotate data memory left description the contents of the specified data memory are rotated left by 1 bit with bit 7 rotated into bit 0. operation [m].(i+1) [m].i; (i = 0~6) [m].0 [m].7 affected flag(s) none rla [m] rotate data memory left with result in acc description the contents of the specified data memory are rotated left by 1 bit with bit 7 rotated into bit 0. the rotated result is stored in the accumulator and the contents of the data memory re - main unchanged. operation acc.(i+1) [m].i; (i = 0~6) acc.0 [m].7 affected flag(s) none ht46r64/ht46c64 rev. 1.90 37 april 13, 2011 rlc [m] rotate data memory left through carry description the contents of the specified data memory and the carry flag are rotated left by 1 bit. bit 7 replaces the carry bit and the original carry flag is rotated into bit 0. operation [m].(i+1) [m].i; (i = 0~6) [m].0 c c [m].7 affected flag(s) c rlca [m] rotate data memory left through carry with result in acc description data in the specified data memory and the carry flag are rotated left by 1 bit. bit 7 replaces the carry bit and the original carry flag is rotated into the bit 0. the rotated result is stored in the accumulator and the contents of the data memory remain unchanged. operation acc.(i+1) [m].i; (i = 0~6) acc.0 c c [m].7 affected flag(s) c rr [m] rotate data memory right description the contents of the specified data memory are rotated right by 1 bit with bit 0 rotated into bit 7. operation [m].i [m].(i+1); (i = 0~6) [m].7 [m].0 affected flag(s) none rra [m] rotate data memory right with result in acc description data in the specified data memory and the carry flag are rotated right by 1 bit with bit 0 ro- tated into bit 7. the rotated result is stored in the accumulator and the contents of the data memory remain unchanged. operation acc.i [m].(i+1); (i = 0~6) acc.7 [m].0 affected flag(s) none rrc [m] rotate data memory right through carry description the contents of the specified data memory and the carry flag are rotated right by 1 bit. bit 0 replaces the carry bit and the original carry flag is rotated into bit 7. operation [m].i [m].(i+1); (i = 0~6) [m].7 c c [m].0 affected flag(s) c rrca [m] rotate data memory right through carry with result in acc description data in the specified data memory and the carry flag are rotated right by 1 bit. bit 0 re - places the carry bit and the original carry flag is rotated into bit 7. the rotated result is stored in the accumulator and the contents of the data memory remain unchanged. operation acc.i [m].(i+1); (i = 0~6) acc.7 c c [m].0 affected flag(s) c ht46r64/ht46c64 rev. 1.90 38 april 13, 2011 sbc a,[m] subtract data memory from acc with carry description the contents of the specified data memory and the complement of the carry flag are sub - tracted from the accumulator. the result is stored in the accumulator. note that if the result of subtraction is negative, the c flag will be cleared to 0, otherwise if the result is positive or zero, the c flag will be set to 1. operation acc acc [m] c affected flag(s) ov, z, ac, c sbcm a,[m] subtract data memory from acc with carry and result in data memory description the contents of the specified data memory and the complement of the carry flag are sub - tracted from the accumulator. the result is stored in the data memory. note that if the re - sult of subtraction is negative, the c flag will be cleared to 0, otherwise if the result is positive or zero, the c flag will be set to 1. operation [m] acc [m] c affected flag(s) ov, z, ac, c sdz [m] skip if decrement data memory is 0 description the contents of the specified data memory are first decremented by 1. if the result is 0 the following instruction is skipped. as this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. if the result is not 0 the program proceeds with the following instruction. operation [m] [m] 1 skip if [m] = 0 affected flag(s) none sdza [m] skip if decrement data memory is zero with result in acc description the contents of the specified data memory are first decremented by 1. if the result is 0, the following instruction is skipped. the result is stored in the accumulator but the specified data memory contents remain unchanged. as this requires the insertion of a dummy in- struction while the next instruction is fetched, it is a two cycle instruction. if the result is not 0, the program proceeds with the following instruction. operation acc [m] 1 skip if acc = 0 affected flag(s) none set [m] set data memory description each bit of the specified data memory is set to 1. operation [m] ffh affected flag(s) none set [m].i set bit of data memory description bit i of the specified data memory is set to 1. operation [m].i 1 affected flag(s) none ht46r64/ht46c64 rev. 1.90 39 april 13, 2011 siz [m] skip if increment data memory is 0 description the contents of the specified data memory are first incremented by 1. if the result is 0, the following instruction is skipped. as this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. if the result is not 0 the program proceeds with the following instruction. operation [m] [m]+1 skip if [m] = 0 affected flag(s) none siza [m] skip if increment data memory is zero with result in acc description the contents of the specified data memory are first incremented by 1. if the result is 0, the following instruction is skipped. the result is stored in the accumulator but the specified data memory contents remain unchanged. as this requires the insertion of a dummy in - struction while the next instruction is fetched, it is a two cycle instruction. if the result is not 0 the program proceeds with the following instruction. operation acc [m]+1 skip if acc = 0 affected flag(s) none snz [m].i skip if bit i of data memory is not 0 description if bit i of the specified data memory is not 0, the following instruction is skipped. as this re - quires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. if the result is 0 the program proceeds with the following instruction. operation skip if [m].i 0 affected flag(s) none sub a,[m] subtract data memory from acc description the specified data memory is subtracted from the contents of the accumulator. the result is stored in the accumulator. note that if the result of subtraction is negative, the c flag will be cleared to 0, otherwise if the result is positive or zero, the c flag will be set to 1. operation acc acc [m] affected flag(s) ov, z, ac, c subm a,[m] subtract data memory from acc with result in data memory description the specified data memory is subtracted from the contents of the accumulator. the result is stored in the data memory. note that if the result of subtraction is negative, the c flag will be cleared to 0, otherwise if the result is positive or zero, the c flag will be set to 1. operation [m] acc [m] affected flag(s) ov, z, ac, c sub a,x subtract immediate data from acc description the immediate data specified by the code is subtracted from the contents of the accumu - lator. the result is stored in the accumulator. note that if the result of subtraction is nega - tive, the c flag will be cleared to 0, otherwise if the result is positive or zero, the c flag will be set to 1. operation acc acc x affected flag(s) ov, z, ac, c ht46r64/ht46c64 rev. 1.90 40 april 13, 2011 swap [m] swap nibbles of data memory description the low-order and high-order nibbles of the specified data memory are interchanged. operation [m].3~[m].0 [m].7 ~ [m].4 affected flag(s) none swapa [m] swap nibbles of data memory with result in acc description the low-order and high-order nibbles of the specified data memory are interchanged. the result is stored in the accumulator. the contents of the data memory remain unchanged. operation acc.3 ~ acc.0 [m].7 ~ [m].4 acc.7 ~ acc.4 [m].3 ~ [m].0 affected flag(s) none sz [m] skip if data memory is 0 description if the contents of the specified data memory is 0, the following instruction is skipped. as this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. if the result is not 0 the program proceeds with the following instruc - tion. operation skip if [m] = 0 affected flag(s) none sza [m] skip if data memory is 0 with data movement to acc description the contents of the specified data memory are copied to the accumulator. if the value is zero, the following instruction is skipped. as this requires the insertion of a dummy instruc - tion while the next instruction is fetched, it is a two cycle instruction. if the result is not 0 the program proceeds with the following instruction. operation acc [m] skip if [m] = 0 affected flag(s) none sz [m].i skip if bit i of data memory is 0 description if bit i of the specified data memory is 0, the following instruction is skipped. as this re- quires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. if the result is not 0, the program proceeds with the following instruction. operation skip if [m].i = 0 affected flag(s) none tabrdc [m] read table (current page) to tblh and data memory description the low byte of the program code (current page) addressed by the table pointer (tblp) is moved to the specified data memory and the high byte moved to tblh. operation [m] program code (low byte) tblh program code (high byte) affected flag(s) none tabrdl [m] read table (last page) to tblh and data memory description the low byte of the program code (last page) addressed by the table pointer (tblp) is moved to the specified data memory and the high byte moved to tblh. operation [m] program code (low byte) tblh program code (high byte) affected flag(s) none ht46r64/ht46c64 rev. 1.90 41 april 13, 2011 xor a,[m] logical xor data memory to acc description data in the accumulator and the specified data memory perform a bitwise logical xor op - eration. the result is stored in the accumulator. operation acc acc xor [m] affected flag(s) z xorm a,[m] logical xor acc to data memory description data in the specified data memory and the accumulator perform a bitwise logical xor op - eration. the result is stored in the data memory. operation [m] acc xor [m] affected flag(s) z xor a,x logical xor immediate data to acc description data in the accumulator and the specified immediate data perform a bitwise logical xor operation. the result is stored in the accumulator. operation acc acc xor x affected flag(s) z ht46r64/ht46c64 rev. 1.90 42 april 13, 2011 package information 52-pin qfp (14mm 14mm) outline dimensions symbol dimensions in inch min. nom. max. a 0.681 0.689 b 0.547 0.555 c 0.681 0.689 d 0.547 0.555 e 0.039 f 0.016 g 0.098 0.122 h 0.134 i 0.004 j 0.029 0.041 k 0.004 0.008 07 symbol dimensions in mm min. nom. max. a 17.30 17.50 b 13.90 14.10 c 17.30 17.50 d 13.90 14.10 e 1.00 f 0.40 g 2.50 3.10 h 3.40 i 0.10 j 0.73 1.03 k 0.10 0.20 07 ht46r64/ht46c64 rev. 1.90 43 april 13, 2011 ; , 0 2 # + 1 4 9 n * 56-pin ssop (300mil) outline dimensions symbol dimensions in inch min. nom. max. a 0.395 0.420 b 0.291 0.299 c 0.008 0.012 c 0.720 0.730 d 0.089 0.099 e 0.025 f 0.004 0.010 g 0.025 0.035 h 0.004 0.012 08 symbol dimensions in mm min. nom. max. a 10.03 10.67 b 7.39 7.59 c 0.20 0.30 c 18.29 18.54 d 2.26 2.51 e 0.64 f 0.10 0.25 g 0.64 0.89 h 0.10 0.30 08 ht46r64/ht46c64 rev. 1.90 44 april 13, 2011 0 1 # ; 5 + 4 l 9 100-pin lqfp (14mm 14mm) outline dimensions symbol dimensions in inch min. nom. max. a 0.626 0.634 b 0.547 0.555 c 0.626 0.634 d 0.547 0.555 e 0.020 f 0.008 g 0.053 0.057 h 0.063 i 0.004 j 0.018 0.030 k 0.004 0.008 07 symbol dimensions in mm min. nom. max. a 15.90 16.10 b 13.90 14.10 c 15.90 16.10 d 13.90 14.10 e 0.50 f 0.20 g 1.35 1.45 h 1.60 i 0.10 j 0.45 0.75 k 0.10 0.20 07 ht46r64/ht46c64 rev. 1.90 45 april 13, 2011 , , 0 # + 0 , 1 4 9 n * 0 2 0 2 1 ht46r64/ht46c64 rev. 1.90 46 april 13, 2011 holtek semiconductor inc. (headquarters) no.3, creation rd. ii, science park, hsinchu, taiwan tel: 886-3-563-1999 fax: 886-3-563-1189 http://www.holtek.com.tw holtek semiconductor inc. (taipei sales office) 4f-2, no. 3-2, yuanqu st., nankang software park, taipei 115, taiwan tel: 886-2-2655-7070 fax: 886-2-2655-7373 fax: 886-2-2655-7383 (international sales hotline) holtek semiconductor inc. (shenzhen sales office) 5f, unit a, productivity building, no.5 gaoxin m 2nd road, nanshan district, shenzhen, china 518057 tel: 86-755-8616-9908, 86-755-8616-9308 fax: 86-755-8616-9722 holtek semiconductor (usa), inc. (north america sales office) 46729 fremont blvd., fremont, ca 94538 tel: 1-510-252-9880 fax: 1-510-252-9885 http://www.holtek.com copyright 2011 by holtek semiconductor inc. the information appearing in this data sheet is believed to be accurate at the time of publication. however, holtek as - sumes no responsibility arising from the use of the specifications described. the applications mentioned herein are used solely for the purpose of illustration and holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. holtek s products are not authorized for use as critical components in life support devices or systems. holtek reserves the right to alter its products without prior notification. for the most up-to-date information, please visit our web site at http://www.holtek.com.tw. |
Price & Availability of HT46C6411
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |